research
∙
04/01/2021
A Multipurpose Formal RISC-V Specification
RISC-V is a relatively new, open instruction set architecture with a mat...
share
research
∙
07/09/2019
An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for Securing Internet-of-Things Applications
This paper presents the first hardware implementation of the Datagram Tr...
research
∙
03/11/2019
An Energy-Efficient Reconfigurable DTLS Cryptographic Engine for End-to-End Security in IoT Applications
This paper presents a reconfigurable cryptographic engine that implement...
research
∙
12/24/2018
MI6: Secure Enclaves in a Speculative Out-of-Order Processor
Recent attacks have broken process isolation by exploiting microarchitec...
research
∙
05/21/2018
Constructing a Weak Memory Model
Weak memory models are a consequence of the desire on part of architects...
research
∙
10/06/2016
