research
∙
07/28/2023
VeriGen: A Large Language Model for Verilog Code Generation
In this study, we explore the capability of Large Language Models (LLMs)...
share
research
∙
06/22/2023
FLAG: Finding Line Anomalies (in code) with Generative AI
Code contains security and functional bugs. The process of identifying a...
research
∙
02/02/2023
Fixing Hardware Security Bugs with Large Language Models
Novel AI-based code-writing Large Language Models (LLMs) such as OpenAI'...
research
∙
12/13/2022
Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Automating hardware design could obviate a significant amount of human e...
research
∙
09/02/2022
Don't CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design
To help prevent hardware security vulnerabilities from propagating to la...
research
∙
12/03/2021
Can OpenAI Codex and Other Large Language Models Help Us Fix Security Bugs?
Human developers can produce code with cybersecurity weaknesses. Can eme...
research
∙
08/20/2021
