research
∙
03/06/2023
ALMOST: Adversarial Learning to Mitigate Oracle-less ML Attacks via Synthesis Tuning
Oracle-less machine learning (ML) attacks have broken various logic lock...
share
research
∙
09/02/2022
Don't CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design
To help prevent hardware security vulnerabilities from propagating to la...
research
∙
05/16/2022
ALICE: An Automatic Design Flow for eFPGA Redaction
Fabricating an integrated circuit is becoming unaffordable for many semi...
research
∙
03/10/2022
Designing ML-Resilient Locking at Register-Transfer Level
Various logic-locking schemes have been proposed to protect hardware fro...
research
∙
05/20/2021
