research
∙
09/01/2023
Satisfiability Checking of Multi-Variable TPTL with Unilateral Intervals Is PSPACE-Complete
We investigate the decidability of the 0,∞ fragment of Timed Proposition...
share
research
∙
07/27/2021
Logics Meet 2-Way 1-Clock Alternating Timed Automata
In this paper, we study the extension of 1-clock Alternating Timed Autom...
research
∙
05/20/2021
Generalizing Non-Punctuality for Timed Temporal Logic with Freeze Quantifiers
Metric Temporal Logic (MTL) and Timed Propositional Temporal Logic (TPTL...
research
∙
09/17/2019
Specification and Optimal Reactive Synthesis of Run-time Enforcement Shields
A system with sporadic errors (SSE) is a controller which produces high ...
research
∙
05/27/2019
Specification and Reactive Synthesis of Robust Controllers
This paper investigates the synthesis of robust controllers from logical...
research
∙
03/10/2019
DCSYNTH: Guided Reactive Synthesis with Soft Requirements
In reactive controller synthesis, a number of implementations (controlle...
research
∙
03/10/2019
DCSYNTH: A Tool for Guided Reactive Synthesis with Soft Requirements
This paper proposes a technique for the synthesis of high quality contro...
research
∙
02/14/2019
Two-variable logics with some betweenness relations: Expressiveness, satisfiability and membership
We study two extensions of FO2[<], first-order logic interpreted in fini...
research
∙
11/06/2017
